|
constexpr uint32_t | BASE = 0x00020000 |
| Base offset of the configuration registers inside bank 5.
|
|
constexpr uint32_t | UART_ADDR = BASE + 0x02 |
| UART device/host address register.
|
|
constexpr uint32_t | RS485_DELAY = BASE + 0x04 |
| RS485 TXEN delay configuration.
|
|
constexpr uint32_t | COMM_CONFIG = BASE + 0x06 |
| Communication selection (UART/SPI/RS485).
|
|
constexpr uint32_t | SPI_FLASH = BASE + 0x0A |
| SPI flash configuration register.
|
|
constexpr uint32_t | I2C_CONFIG = BASE + 0x0C |
| I2C EEPROM configuration register.
|
|
constexpr uint32_t | GPIO_OUT = BASE + 0x0E |
| GPIO output level register.
|
|
constexpr uint32_t | GPIO_DIR = BASE + 0x10 |
| GPIO direction register.
|
|
constexpr uint32_t | GPIO_PU = BASE + 0x12 |
| GPIO pull-up register.
|
|
constexpr uint32_t | GPIO_PD = BASE + 0x14 |
| GPIO pull-down register.
|
|
constexpr uint32_t | GPIO_ANALOG = BASE + 0x16 |
| GPIO analog enable register.
|
|
constexpr uint32_t | CLOCK_CONFIG = BASE + 0x18 |
| Clock configuration register.
|
|