HF-TMC9660 Driver
Hardware Agnostic C++ Driver for the TMC9660
Loading...
Searching...
No Matches
TMC9660::SYS_CTRL::FAULT_STATUS_LATCHED Struct Reference

Latched Fault Flags Register (FAULT_STATUS_LATCHED / FAULT_R_INT) More...

#include <tmc9660_sys_ctrl.hpp>

Public Attributes

union { 
 
   uint32_t   value 
 
   struct { 
 
      uint32_t   BCK_UVLO_LTC: 1 
 [0] BUCK_UVLO latched bit (W1C) More...
 
      uint32_t   BCK_SHORT_LTC: 1 
 [1] BUCK_SHORT latched bit (W1C) More...
 
      uint32_t   LDOEXT_TSD_LTC: 1 
 [2] LDOEXT_TSD latched bit (W1C) More...
 
      uint32_t   LDOEXT1_SHORT_LTC: 1 
 [3] LDO1EXT_SHORT latched bit (W1C) More...
 
      uint32_t   LDOEXT2_SHORT_LTC: 1 
 [4] LDO2EXT_SHORT latched bit (W1C) More...
 
      uint32_t   CHGP_OK_LTC: 1 
 [5] CHGP_OK latched bit (W1C) More...
 
      uint32_t   CHGP_SHORT_LTC: 1 
 [6] CHGP_SHORT latched bit (W1C) More...
 
      uint32_t   VSA_UVLO_LTC: 1 
 [7] VSA_UVLO latched bit (W1C) More...
 
      uint32_t   VDD_UVLO_LTC: 1 
 [8] VDD_UVLO latched bit (W1C) More...
 
      uint32_t   VDDA_UVLO_LTC: 1 
 [9] VDDA_UVLO latched bit (W1C) More...
 
      uint32_t   VCCIO_UVLO_LTC: 1 
 [10] VCCIO_UVLO latched bit (W1C) More...
 
      uint32_t   LDO1_READY_LTC: 1 
 [11] LDO1READY latched bit (W1C) More...
 
      uint32_t   LDO2_READY_LTC: 1 
 [12] LDO2READY latched bit (W1C) More...
 
      uint32_t   : 2 
 [13:14] Reserved More...
 
      uint32_t   UC_FAULT: 1 
 [15] Force fault pin assertion (RW) More...
 
      uint32_t   : 16 
 [16:31] Reserved More...
 
   }   bits 
 
};  
 

Static Public Attributes

static constexpr uint8_t ADDRESS = 0x009
 Register address (Block 2)
 

Detailed Description

Latched Fault Flags Register (FAULT_STATUS_LATCHED / FAULT_R_INT)

Block 2, Address: 0x009

Read/Write register of latched fault flags. Bits are set automatically if the corresponding bit in FAULT_STATUS is set. Each bit must be cleared manually by writing 1 (W1C: Write 1 to Clear). Bits remain set until explicitly cleared by software.

Register Map:

Bits Name Access Reset Description
15 UC_FAULT RW 0x0 Force fault pin assertion.
12 LDO2_READY_LTC RW, W1C 0x0 LDO2READY latched bit. Write 1 to clear.
11 LDO1_READY_LTC RW, W1C 0x0 LDO1READY latched bit. Write 1 to clear.
10 VCCIO_UVLO_LTC RW, W1C 0x0 VCCIO_UVLO latched bit. Write 1 to clear.
9 VDDA_UVLO_LTC RW, W1C 0x0 VDDA_UVLO latched bit. Write 1 to clear.
8 VDD_UVLO_LTC RW, W1C 0x0 VDD_UVLO latched bit. Write 1 to clear.
7 VSA_UVLO_LTC RW, W1C 0x0 VSA_UVLO latched bit. Write 1 to clear.
6 CHGP_SHORT_LTC RW, W1C 0x0 CHGP_SHORT latched bit. Write 1 to clear.
5 CHGP_OK_LTC RW, W1C 0x0 CHGP_OK latched bit. Write 1 to clear.
4 LDOEXT2_SHORT_LTC RW, W1C 0x0 LDO2EXT_SHORT latched bit. Write 1 to clear.
3 LDOEXT1_SHORT_LTC RW, W1C 0x0 LDO1EXT_SHORT latched bit. Write 1 to clear.
2 LDOEXT_TSD_LTC RW, W1C 0x0 LDOEXT_TSD latched bit. Write 1 to clear.
1 BCK_SHORT_LTC RW, W1C 0x0 BUCK_SHORT latched bit. Write 1 to clear.
0 BCK_UVLO_LTC RW, W1C 0x0 BUCK_UVLO latched bit. Write 1 to clear.
Note
All bits are set by hardware and must be cleared by writing 1. UC_FAULT can be set/cleared by software.

Member Data Documentation

◆ [union]

◆ __pad0__

uint32_t TMC9660::SYS_CTRL::FAULT_STATUS_LATCHED::__pad0__

[13:14] Reserved

◆ __pad1__

uint32_t TMC9660::SYS_CTRL::FAULT_STATUS_LATCHED::__pad1__

[16:31] Reserved

◆ ADDRESS

constexpr uint8_t TMC9660::SYS_CTRL::FAULT_STATUS_LATCHED::ADDRESS = 0x009
staticconstexpr

Register address (Block 2)

◆ BCK_SHORT_LTC

uint32_t TMC9660::SYS_CTRL::FAULT_STATUS_LATCHED::BCK_SHORT_LTC

[1] BUCK_SHORT latched bit (W1C)

◆ BCK_UVLO_LTC

uint32_t TMC9660::SYS_CTRL::FAULT_STATUS_LATCHED::BCK_UVLO_LTC

[0] BUCK_UVLO latched bit (W1C)

◆ [struct]

struct { ... } TMC9660::SYS_CTRL::FAULT_STATUS_LATCHED::bits

◆ CHGP_OK_LTC

uint32_t TMC9660::SYS_CTRL::FAULT_STATUS_LATCHED::CHGP_OK_LTC

[5] CHGP_OK latched bit (W1C)

◆ CHGP_SHORT_LTC

uint32_t TMC9660::SYS_CTRL::FAULT_STATUS_LATCHED::CHGP_SHORT_LTC

[6] CHGP_SHORT latched bit (W1C)

◆ LDO1_READY_LTC

uint32_t TMC9660::SYS_CTRL::FAULT_STATUS_LATCHED::LDO1_READY_LTC

[11] LDO1READY latched bit (W1C)

◆ LDO2_READY_LTC

uint32_t TMC9660::SYS_CTRL::FAULT_STATUS_LATCHED::LDO2_READY_LTC

[12] LDO2READY latched bit (W1C)

◆ LDOEXT1_SHORT_LTC

uint32_t TMC9660::SYS_CTRL::FAULT_STATUS_LATCHED::LDOEXT1_SHORT_LTC

[3] LDO1EXT_SHORT latched bit (W1C)

◆ LDOEXT2_SHORT_LTC

uint32_t TMC9660::SYS_CTRL::FAULT_STATUS_LATCHED::LDOEXT2_SHORT_LTC

[4] LDO2EXT_SHORT latched bit (W1C)

◆ LDOEXT_TSD_LTC

uint32_t TMC9660::SYS_CTRL::FAULT_STATUS_LATCHED::LDOEXT_TSD_LTC

[2] LDOEXT_TSD latched bit (W1C)

◆ UC_FAULT

uint32_t TMC9660::SYS_CTRL::FAULT_STATUS_LATCHED::UC_FAULT

[15] Force fault pin assertion (RW)

◆ value

uint32_t TMC9660::SYS_CTRL::FAULT_STATUS_LATCHED::value

◆ VCCIO_UVLO_LTC

uint32_t TMC9660::SYS_CTRL::FAULT_STATUS_LATCHED::VCCIO_UVLO_LTC

[10] VCCIO_UVLO latched bit (W1C)

◆ VDD_UVLO_LTC

uint32_t TMC9660::SYS_CTRL::FAULT_STATUS_LATCHED::VDD_UVLO_LTC

[8] VDD_UVLO latched bit (W1C)

◆ VDDA_UVLO_LTC

uint32_t TMC9660::SYS_CTRL::FAULT_STATUS_LATCHED::VDDA_UVLO_LTC

[9] VDDA_UVLO latched bit (W1C)

◆ VSA_UVLO_LTC

uint32_t TMC9660::SYS_CTRL::FAULT_STATUS_LATCHED::VSA_UVLO_LTC

[7] VSA_UVLO latched bit (W1C)


The documentation for this struct was generated from the following file: